An Efficient Multi-Path Delay Commutator Architecture
نویسندگان
چکیده
The Appearance of radix-22 was a milestone in the design of pipelined FFT hardware architectures. Later, radix-22 was extended to radix-2K. In the feed forward architectures radix-2K can be used for any number of parallel samples which is a power of two. Indeed, it is shown that feed forward structures are more efficient than feedback ones when several samples in parallel must be processed. As a results shown that the proposed designs are efficient both in area and perform ace, being possible to obtain throughputs of the order of GSamples/s as well as very low latencies.
منابع مشابه
Design of Optimized Bit Parallel Multiplier Based 32-Point Mixed R2SDF-R4MDC FFT Architecture
We present a novel pipelined Fast Fourier Transform (FFT) architecture which is capable of producing the output sequence in normal order. The Fast Fourier Transform (FFT) is periodically employed in the algorithms of signal processing for the applications of Orthogonal Frequency Division Multiplexing (OFDM). In this paper, a new pipelined 32 point Mixed Single-path Delay FeedbackMulti-path Dela...
متن کاملArea and Delay Minimization of Radix-2k Feedforward FFT Architecture
The radix-22 was a milestone in the design of pipelined FFT hardware architectures. Later, radix-2 extended to radix2.However, radix-2 was only proposed for single path delay feedback (SFD) architectures, but not for feedforward, and also it called multi path delay commutator (MDC) .The radix-216 feedforward Fast Fourier Transform architecture (FFT). In feedforward architectures radix-2 can be ...
متن کاملArea-efficient FFT processor for MIMO-OFDM based SDR systems
In this letter, an area-efficient FFT processor is proposed for MIMO-OFDM based SDR systems. The proposed FFT processor can support variable lengths of 64, 128, 256, 512, 1024, 1536 and 2048. By reducing the required number of non-trivial multipliers with a mixed-radix algorithm, the complexity of the proposed FFT processor is dramatically decreased. The proposed FFT processor was designed in a...
متن کاملParallel-Pipelined Radix-6 Multipath Delay Commutator FFT Architectures
The new Proposed design has been designed and developed by novel parallel-pipelined Fast Fourier Transform (FFT) architecture. The most important and fastest efficient algorithm is a FFT. FFT is used to computes the Discrete Fourier Transform (DFT). FFT is mainly applied in autocorrelation, spectrum analysis, linear filtering and pattern recognition system. The proposed architectures were desig...
متن کاملPipelined Radix-2 Feedforward FFT Architectures
The appearance of radix-2 was a milestone in the design of pipelined FFT hardware architectures. Later, radix-2 was extended to radix-2. However, radix-2 was only proposed for single-path delay feedback (SDF) architectures, but not for feedforward ones, also called multi-path delay commutator (MDC). This paper presents the radix-2 feedforward (MDC) FFT architectures. In feedforward architecture...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2014